Chip multi-processor scalability for single-threaded applications
نویسندگان
چکیده
منابع مشابه
Multi-threaded Processor for Software-defined Radio
In this paper we discuss broadband communications systems and technologies being developed to allow real-time execution using software implementations. We discuss a new multithreaded SDR core designed by Sandbridge Technologies capable of executing RISC, DSP, and Java code. We then describe the software tools developed for the hardware. We then describe our 2Mbps WCDMA C code implementation and...
متن کاملThe 'uniform heterogeneous multi-threaded' processor architecture
In the modern world, embedded computing is becoming increasingly important. Processors are being used in a range of devices such as mobile phones, digital cameras, and personal digital assistants. In these applications, processors must be small, light-weight, cheap to manufacture, and consume little power, yet still deliver the performance necessary to cope with high-bandwidth multi-media data ...
متن کاملThe Kiel Esterel processor: a multi-threaded reactive processor
Many embedded systems belong to the class of reactive systems, which continuously react to inputs from the environment by generating corresponding outputs. The programming of reactive systems typically requires the use of non-standard control flow constructs, such as concurrency or exception handling. Most programming languages do not support these constructs at all, or their use induces non-de...
متن کاملArchitecture Design of a Scalable Single-Chip Multi-Processor
Now that system-on-chip technology is emerging, singlechip multi-processors are becoming feasible. A key problem of designing such systems is however the complexity of their interconnect and memory architecture [1]. An example of a single-chip multi-processor for real-time (embedded) systems is the Multi Micro Processor (M P). Its architecture consists of a scalable number of identical master p...
متن کاملImplementing an efficient vector instruction set in a chip multi-processor using micro-threaded pipelines
This paper looks at a combination of two techniques, one of which, using a vector instruction set, has a long history dating back to pipelined vector supercomputers, such as the Cray 1 and its successors. The other technique, multi-threading, is also well understood. The novel approach proposed in this paper combines both vertical and horizontal micro-threading with vector instruction descripto...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM SIGARCH Computer Architecture News
سال: 2005
ISSN: 0163-5964
DOI: 10.1145/1105734.1105741